As the demand for advanced packaging is growing, the value of mid-end process technologies is increasing in an effort to realize innovative device products. Substrate-free packaging and 3D integration are coming with the challenges to polymer resin deposition for interlayer dielectrics films and final passivation films and their developments of process integration. For cost reduction of Fan-out Wafer Level Packaging, we have demonstrated thick film deposition on square panel substrates using the photo-sensitive resin materials tailored to spray-coating and slit-coating. Chip stacking of a high performance logic chip on a high band-width DRAM needs fine pitch patterning of a thick photo-resist for Cu electroplated redistribution lines on the DRAM. Our successful process integration has confirmed that slight oxidation of the Cu seed surface to form Cu 2 O is preferred to improve adhesion between the resist and the Cu surface. Finally, the restoration of plasma damaged surface of a polymer final passivation film on advanced low-k chips to improve reliability of flip chip packages has been discussed as one of typical examples of materials design for process integration.
Introduction
As leading-edge Si device manufacturing is likely to soon get into an extremely fine line era when EUV or nano-imprint lithography must be considered as a reality in mass production. Its chip shrinkage momentum will be still on the main track to drive cost reduction forward, especially for memory devices. Current multimedia mobile products are also demanding relentless cost reduction of device packaging as well as lower power consumption while higher device performance is maintained. The growing requirement for packaging of multi chips to come up with a wide versatility of device function is crucial to development of 3D integration. Under these circumstances, more intensive investigation is putting on the mid-end process technologies between a front-end wafer fabrication and a backend assembly, defined as the wafer scale process with a critical dimension of about 1μm to 10μm. The mid-end infrastructures are mainly comprised of micro-bumping, fine pitch Cu redistribution line (RDL) wiring, low temperature curable dielectric film deposition for an inter layer dielectric (ILD) film and a final passivation film, Si wafer thinning, wafer-scale bonding and de-bonding, chip stacking of thinned Si chips. Substrate-free packaging and 3D integration with through silicon vias (TSVs) need to leverage wafer process know-how as well as device process manufacturing platforms. This paper deals with the process integration issues of polymer resin film deposition for wafer level packaging and fine pitch RDL patterning for chip stacking. In addition, the need for materials design for process integration has been stressed in an effort to make development of advanced packaging more efficient, exemplifying reduction of chip package interaction for advanced LSI chips.
Substrate-free packaging
Wafer level chip scale packaging (WLCSP) has been developed to streamline a conventional backend process of assembly and test, eliminating the need for an organic substrate on which a Si chip used to be packaged. Fig.1 shows a typical example of Fan-in WLCSP on an 8 inch wafer with a polyimide final passivation layer deposited by screen printing [1] . The worldwide first mass production of TSVs has been implemented on the CMOS image sensor wafers, followed by Fan-in WLCSP, resulting in the chip-scale camera module dedicated to some mobile phone customers. Fig.2 shows its ingenious entity. Fan-in WLCSP, however, is still not extended to large chip size LSI devices, while it has currently penetrated into a wide variety of RF, Analog, CMOS image sensor and MEMS applications because of small form factor. For a large chip size product like a large scale NAND flash memory chip, the advantage of the wafer scale process is obviously undermined due to an increase of the Fan-in process cost per chip as the number of chips per wafer decreases with enlarging the chip size, if the process cost per wafer is kept as it is. One of the dominant factors to impede cost reduction of Fan-in WLCSP is the cost of polymer resin materials for deposition of the ILD films and the final passivation films on the WLCSP wafers. In order to extend Fan-in WLCSP to a high volume production market of leading-edge and large scale memory products, the materials and the process integration need to be revisited profoundly.
For a high pin count device such as an advanced wireless baseband system-on-chip (SoC), Fan-out WLCSP has been available to form a reconfigured molded substrate on which Cu RDLs are extended from the original Al bond pad locations on a chip to the molded fan-out area so that all of solder balls are put on the WLCSP [2] [3] . Fig.3 depicts process flow for Fan-out WLCSP. In the Fan-out process, the reconfigured substrate does not always need to be circular, while an 8 inch or 12 inch Si wafer process infrastructure is now available for the reconfigured molded substrate. Forming the reconfigured substrate in a large square panel shape to increase the number of chips per substrate will reduce the manufacturing cost per chip drastically together with improvement of efficiency of testing. Instead of spin-coating, spray coating, slit-coating and ink jet coating are being developed in an effort to curtail the amount of usage of the photo-resist to decide a RDL pattern and the polymer resin materials for ILD and final passivation on a reconfigured substrate. Generally, LCD manufacturing has been in the pursuit of thinner film deposition on a huge panel for many years. In contrast, the Fan-out process needs the resin films with the thicknesses of 5μm to more than 15μm on a square panel substrate. We have confirmed that the thick polymer resin films need tailoring their material properties to each of the deposition processes as shown in Fig.4 . The photo-sensitive phenol-melamine based materials with 40cps and 90cps, denoted by A and B in Fig.  4 , were prepared for spray-coating and slit-coating, respectively. The implementation results are presented in Fig.5 . No voids were observed in the deposited films after cured at 200ºC. While both of the deposited films show good step coverage on the Cu RDLs, the film surfaces must be more planarized. More extensive development of the new infrastructures with the proper materials for the Fan-out process will exploit the potential of substrate-free packaging for future innovative device products. 
Chip stacking for 3D integration
Embedded DRAM (eDRAM) SoC has been a successful LSI product for consumer electronics applications due to its advantage of cost reduction and small form factor. However, as multimedia mobile devices are putting the persistent requirement for wideband memory to boost higher data transfer rate on LSI products while power consumption is maintained at a lower level, the advantage of eDRAM has been undermined due to its low manufacturability and low yield of the 40nm technology node and beyond.
Instead of eDRAM, the stacked chip SoC (SCS) technology, allowing a logic chip to be interconnected with a wide I/O DRAM by 40μm pitch bumping and joining the bumps to each other, has been developed as shown in Fig.6 .
As an example of a merchant LSI device product, a 40nm node multi-core application processor, using the SCS technology with a ×512b stacked DRAM interface, has demonstrated drastic reduction of the active power because the wide I/O interconnects allow the transmission rate per pin to be reduced and the fine pitch bump pads reduce the parasitic capacitance, leading to lower power consumption [4] [5]. When the chip size and the location of I/Os and I/Fs must be changed in relation to the different layout of processor cores and graphic engines and codec engines and something else, the same DRAM chip can be utilized by adjusting the design of Cu RDLs and the layout of bumps on the DRAM chip to the different logic chips, eliminating the need for customization of the DRAM chips. The Cu RDL process on a DRAM wafer plays a major role in wide versatility of the SCS technology as well as its cost reduction. The Cu RDL wiring process starts after final probing test on a wafer. As described in Fig.7 , first, a photosensitive polymer resin material (ILD 1) is deposited by spin-coating and the openings are patterned by conventional lithographic exposure and wet chemical development. The ILD 1 film is cured at less than 250ºC in a nitrogen ambience. For a memory wafer, low temperature curable materials are preferred to avert detracting from the memory retention yield because high temperature curing makes the distribution of pose-time of the memory cells extend to the shorter times. Low temperature curing is also preferred to reduce wafer warpage induced by thermal expansion mismatch between the Si wafer and the ILD 1 film.
Ar sputter etching of the Al pad surfaces followed by Ar sputter-deposition of a Ti/Cu stack is performed on the wafer by a magnetron sputtering system with a base pressure of less than 10 -6 Pa. The thickness of adhesion layer of Ti and electroplating seed layer of Cu is 200nm and 100nm, respectively. Then, a photo-resist with a thickness of 8μm is formed on the wafer and the openings for Cu RDLs are patterned by a conventional lithography process. To fill the openings, Cu is electroplated and, then, Ni is sequentially electroplated. The thickness of Cu and Ni is 3μm and 0.2μm, respectively ( Fig.7(a) ). After the resist is removed, the seed Cu and the underlying Ti are etched off (Fig.7(b) ).
Then, a final passivation film (ILD 2) is deposited on the wafer by spin-coating. By a conventional lithography process, the openings of 10μm diameter are formed on the Cu pads for logic I/Os and memory I/Fs where SnCu micro-bumps are to be fabricated. At the same time, the original Al bond pads for wire bonding on the DRAM chip are exposed after wet chemical development of the ILD 2 film. The ILD 2 film is also cured at 250ºC Fig.7(c) ). Fig.8 shows the cross-sectional SEM view of a 10μm pitch Cu RDL. In an early implementation of the fine pitch Cu RDLs on 300mm wafers using a nega type photo resist, peel-off failures of the resist occurred sporadically at the locations with a minimum line/space pitch, as shown in Fig.9 . Focusing on how the seed Cu film surface affects the peel-off failures with varying the background pressure of Cu sputtering deposition, the Cu film surfaces were characterized by X-ray photoelectron spectroscopy (XPS) together with the observations of the peel-off failures after the resist patterning by chemical development [6] . Fig.10 shows one of the measured XPS spectra from the Cu seed films. In the figure, the Cu LMN spectrum from the Cu film showing no peel-off failures has the major peak at 570.0eV, representing the Cu 2 O layer on the Cu film surface, while the spectrum from the Cu film inducing the resist peel-off failures shows the high intensity peak at 567.9eV which is ascribed to mixture of metallic Cu and CuO together with the major peak at 570.0eV. Together with the Cu2p 3/2 spectra and the O1s spectra from both of the Cu seed surfaces showing peel-offs and no peel-offs and a peak fitting analysis by the area fractions of the main components, the experimental results has confirmed that slight oxidation of the Cu seed film surface to form Cu 2 O is preferred to avert the resist peel-off failures. Indeed, yield improvement of the fine pitch Cu RDL wiring still needs delicate control of the Cu seed surface in mass production. The interaction of the resist and the Cu seed surface must be more investigated for further finer pitch Cu RDL wiring.
Materials design for process integration
In general, Ar sputter etching before sputtering deposition of a barrier/seed metal stack is executed to remove the surface oxide of the Al bond pads and, at the same time, the surface of a final passivation film will be damaged to a certain extent during the process. When 90nm node low-k chips were flip-chip packaged in an early production, low-k crack and peel-off failures, induced by peeloffs between an underfill materials and the damaged surface of a final polyimide film on the chip, had been revealed as one of chip package interaction issues. Investigation from the solder bumping process integration side concluded that a polyimide film surface was damaged by Ar sputter etching and restored by an ashing process in the final step of the bumping process, characterized by XPS as shown in Fig.11 . Fig.11 . C1s XPS spectra from the film surfaces of a polyimide material tailored to a flip-chip package.
In the C1s spectra of the figure, the peak intensities are normalized by each of the C-H peak intensities of the spectra. After deposition of an under bump metal stack with Ar sputter etching, the two peaks at around 292eV and 288eV were annihilated and reappeared after CF 4 /O 2 ashing. This behavior suggests that a damaged or Sci. Technol., Vol. 25, No. 3, 2012 carbonized polyimide film surface impedes chemical bonding with an underfill material and a plasma ashing process allows the surface to be restored as it is just cured, leading to improvement of the adhesion to each other. In this case, it was very useful to see how the two characteristic peaks behaved with varying the process conditions when the process options were narrowed.
If any polymer resin materials were designed to have their characteristic chemical bonding clearly analyzed and susceptible to change of process conditions, process integration would be more efficiently built up. Even in a Cu RDL wiring process, many steps of the ashing process have been introduced in mass production for alleviation of yield concerns, which impedes improvement of its productivity. In the mid-end process technologies, more collaboration with materials design and process integration must be needed.
Conclusion
The mid-end process technologies are expanding at higher growth rate. The interaction between development of polymer resin materials and process integration occupies a major part for advanced packaging to become a reality and to reduce cost of device products. Emergence of novel 3D integration for advanced device products will need more resources to be put into the mid-end fields.
